INTRODUCTION
The digital comparator place an important role which compares two input voltage and generates which is greater/lesser or equal.
A. Types
1) Static Type: a combinational circuit which process input and generates its output without any global signal.
Example: Prefix tree architecture binary comparator 2) Dynamic Type: a sequential circuit which process input by any initiative signals like clock, reset etc., and generates its output.
Example: Single clock-cycle binary comparator
B. Applications
Scientific computations, BIST, CPU argument comparison blocks.
C. Existing Systems
Dynamic type comparators will result in heavily loaded clock with number of gated transistors and also no power efficient  Two phase clocking scheme needs large driver for a clock signal routing,  Single phase clocking scheme results in clock skew and more delay and high power consumption.
Static type comparators slow high transistor count and more data dependencies  Prefix tree structure perform only greater and lesser not for equality,  Parallel prefix tree perform for all comparison result but takes more transistor count.
II. IMPROVED PPT ARCHITECTURE
A. Static type A minor modification of [1] is done in implememtation structure proposed by Parhami et.al., by using X-NOR with invertor Table 2 .and reason for why moving to transmission gate for 2:1 multiplexer by other logic combinations Table 3 .are realized here with tanner EDA simulation tool V.7.0.
The basic 8-bit comparison in Figure 1 . States that bit-wise competition logic used here from MSB to LSB and stores the compared result in left and right OR network it results in the A or B greater or lesser if any one network is high or if both result not high then 2-input gate shows high that is both bit-width are equal. FIGURE 1. 8-B COMPARISON 
B. Modification done
Common signals are to be design first that is invertor for all 16-bit obtained and also outputs of various CMOS cells also to be design paralleled and supplied to the logic gates. VLSI DSP architectures techniques like un-folding, re-timing concepts also applied here for circuit optimization.
C. Model Used
The improved system is realized as [2] using tanner EDA simulation tool V7.0 1.25µm technology model file ml2_125.md with minimum supply voltage of 2.5V.
D. Equations
Log 
E. Area, Power, Delay Report
Compared to ppt this improved system reduce 126 transistors and total power consumption of 2.27mW and it has total delay of 7 CMOS gate delay shown in Eqn. (2) . 
III. SIMULATION RESULTS

FIGURE 2. TRANSISTOR COUNT FIGURE 3. POWER CONSUMPTION
V. CONCLUSION & FUTURE WORK
The architecture reduces power dissipation and total area consumed for 16-bit digital comparator than existing system. Simulation based analysis conclude that low power system and area consumption is less.
Future work will include circuit optimization like high speed zero detector, etc., to reduce power and delay and to implement the structure in 180 & 150 nm CMOS and TSMC technology with minimum supplied voltage.
